Home / Semiconductor
Fab structural work reported complete
By mid-2026 the Tata-PSMC semiconductor fab in Dholera was reported to have completed major structural and civil work, with cleanroom fit-out and machinery move-in underway. This page logs that reported step past the earlier fifty percent civil figure, keeps first-silicon as a target, and notes a reported leadership and engineering risk without treating it as fact.
Last checked 2026-08-11 · every figure below carries its source
What is reported as of mid-2026
As of mid-2026 the Tata-PSMC fabrication plant in Dholera was reported to have completed its major structural and civil work, with cleanroom fit-out and machinery move-in now underway. The Atlas logs this at the REPORTED and AMBER tier, meaning it comes from reporting and has not been independently certified. This is a step past the roughly 50 percent civil figure that was current in April and May 2026, a figure that still circulates on aggregator sites even after the newer status appeared. The distinction matters. The older number describes a building half-built. The newer reporting describes a building whose shell is essentially done and whose interior clean manufacturing space is being outfitted and equipped. Cleanroom fit-out and tool move-in are the phase where a fab starts to become a fab rather than a large industrial shed, because the ultra-clean environment and the lithography and process tools are what actually make chips. The Atlas records the newer status as reported rather than certified, so readers should treat structural-complete and cleanroom-install-started as the current reported state, not as a verified milestone.
Nodes, capacity, and the first-silicon target
The fab's technology plan starts at 55 and 90 nanometre nodes and then moves to 28 nanometre, which places it in the mature and specialty process range rather than at the leading edge. Planned capacity is up to 50,000 wafers per month on 300 mm wafers, a substantial output for mature-node production. The most watched date is first silicon. The first-silicon or trial-production target is around December 2026, and the Atlas keeps it explicitly as a target, not an achievement. Commercial-scale production is reportedly expected around mid-2028. It is important to state plainly that no source confirms a chip has been produced at the fab yet. First silicon means the first wafers run through the full process to prove the line works, a test result rather than a product, and even that had not been confirmed at the time of writing. The gap between a December 2026 first-silicon target and mid-2028 commercial scale reflects the long ramp between proving a line and running it at volume. All of these remain planning figures and targets.
A reported risk, held as a risk
The Atlas also records a note of caution rather than a note of progress. Digitimes, in a report dated 24 April 2026, described leadership churn and engineering hurdles at the project. The Atlas logs this as a reported risk, not as an established fact, because it is a single trade-press account and the underlying issues are by nature hard to verify from outside. It is included because honest reference reporting should surface credible risk signals alongside progress signals, not only the encouraging ones. A fab of this scale and novelty, being built by a partnership entering a demanding manufacturing discipline, carries real execution risk, and reported management turnover and engineering difficulty are the kind of signals worth flagging. Readers should weigh it as exactly that, a reported concern that may or may not prove material, and not as confirmation that the project is failing. It sits beside the construction progress as a reminder that reported milestones and reported difficulties can coexist while the true state is still settling.
What it does not yet mean
The mid-2026 status does not mean the fab is operational or that any chip has been made. Structural completion and the start of cleanroom fit-out are genuine progress, but they are reported rather than certified, and they describe a plant being equipped, not a plant producing. First silicon around December 2026 is a target, and commercial-scale output around mid-2028 is a further target beyond it, so neither should be quoted as a done event. The older roughly 50 percent civil figure still circulating on aggregators is out of date relative to the newer reporting and should not be presented as current. The Digitimes report of leadership and engineering trouble is a risk to note, not a verified fact. The honest summary is that the Dholera fab has reportedly moved from a half-built shell to a structurally complete building now being fitted with cleanrooms and tools, while production remains a set of future targets that no source has yet confirmed as met.